Comparative Performance Analysis of MTCMOS- Based Combinational Logic Circuits for Low- Power Applications
DOI:
https://doi.org/10.15662/IJRAI.2025.0802006Keywords:
Multi - Threshold Complementary Metal – Oxide – Semiconductor (MTCMOS), Combinational Logic Circuits, Power dissipation, Low Power VLSI design, Propagation delayAbstract
analysis of various MTCMOS-based combinational logic circuits, evaluating their effectiveness in terms of power Efficient power management is a critical aspect of electronic systems, significantly influencing the evolution of modern technology.In modern electronic systems, power consumption plays a crucial role in determining performance, efficiency, and sustainability. Multi-Threshold Complementary Metal-Oxide-Semiconductor(MTCMOS) technology has emerged as a promising solution for reducing leakage power while maintaining circuit performance. This paper presents a comparative dissipation, propagation delay, and overall performance. The study involves simulations of key combinational circuits, such as logic gates, multiplexers, and arithmetic units, under different operating conditions. Results demonstrate the trade-offs between power savings and speed in MTCMOS implementations, highlighting the optimal design choices for low-power applications. The findings contribute to the development of energy-efficient digital circuits, making MTCMOS a viable candidate for next-generation low-power VLSI designs.
References
1. Maram Ashok, N. Jagadeeswari, K. Balaji and M. Ramkumar (2023), ‘A Power Prediction for A High-Speed VLSI Adder Circuit using Deep Genetic Mechanism’, ICTACT Journal on Microelectronics, Vol.9, No.1, pp.1525-1528.
2. CA Sai Surendra and N Yashwanth (2023), ‘Design and implementation of a Low power Adder Circuit Using LECTOR Technique’, Journal of Physics: Conference Series, 2571 012028, doi:10.1088/1742- 6596/2571/1/012028, pp.1-7.
3. Ketan J. Raut, Abhijit V. Chitre, Minal S. Deshmukh and Kiran Magar (Nov 2021), ‘Low Power VLSI Design Techniques: A Review’, Journal of University of Shanghai for Science and Technology, Vol.23, No.11, pp.172- 183.
4. Kalpana.K, Paulchamy. B, Priyadharsini. R, Arun Kumar Sivaraman, Rajiv Vincent, A. Muralidhar and Kong Fah Tee (2021), ‘Design and Performance Analysis of Low Power High Speed Adder and Multiplier Using MTCMOS in 90nm, 70nm, 25nm and 18nm Regime’, Smart Intelligent Computing and Communication Technology, pp.409- 416.
5. Anusha Kondam (2017), ‘D- Flip Flop with Low Power Clocking System by using MTCMOS and Slumber Keeper Technique’, International Journal for Research in Applied Science & Engineering Technology, Vol.5, No.4, pp.601-606.
6. Mayank Chakraverty, Harisankar PS and Vaibhav Ruparelia (2016), ‘Low Power Design Practices for Power Optimization at the Logic and Architecture Levels for VLSI System Design’, DOI: 10.1109/ICEETS.2016.7583845, pp.727-733.
7. Kamal K Mehta (2015), ‘A Review on Strategies and Methodologies of Dynamic Power Reduction on Low Power System Design’, International Journal of Computer Science and Communication, Vol.7, No.1, pp.25-33.
8. J. Caroline Bonpapa and Usthulamari Penchalaiah Reddy (2015), ‘Design and Performance Analysis of Multipliers using Different Logic Styles’, International Journal of Engineering Research & Technology, Vol.4, No.4, pp.919- 925.
9. Esther Rani Thuraka, Raghava Katreepalli (2015), ‘High Performance Arithmetic and Logic Unit with Enhanced MTCMOS and Transistor Stacking Techniques’, Asian Journal of Convergence in Technology, Vol.4, No.1, pp.1- 7.
10. Neha Thakur and Deepak Kumar (2014), ‘Review Paper on Low Power VLSI Design Techniques’, International Journal of Electrical Electronics & Computer Science Engineering, Vol.1, No.4, pp.14-18.
11. Kanika Kaur and Arti Noor (2011), ‘Strategies & Methodologies for Low Power VLSI Designs: A Review’, International Journal of Advances in Engineering & Technology, Vol.1,No.2,pp.159-165.
